Tutorials:Cadence:CreatingSchematicInverter

From EDA Wiki
Revision as of 18:22, 31 October 2010 by Mhall24 (talk | contribs)
Jump to navigationJump to search

Creating a new Cell: Inverter

Click: Library Manager:New → Cellview ...

The create new file form should appear as shown bellow. We will be making an Inverter, so type inv in the Cell block. In the View block type schematic or from the Type pull-down menu choose schematic and the View block will be automatically filled. In the Application section, select the following: Open with: Schematic XL and check the box next to Always use this application for this type of file. Once you make these two selection, in the future they will be automatically selected.

Tutorials-Cadence-New schematic.gif

Left click the OK button.

The Virtuoso-Schematic Editing window should be showing on your screen as shown in the figure below:

Tutorials-Cadence-New schematic2.gif

Left click: Schematic Editing:Add → Instance ...

Shortcuts. You may notice letters by some of these menu choices. Rather than clicking through all the menus, you can just hit that button on the keyboard to the same effect. These are called hot-keys. In the future, you can press i in order to insert an instance.

A Command Browser window appears. In this window, select NCSU_Analog_parts under Library pull down menu. Next click on the pmos4 selection. The window should look as shown in the figure bellow.

Tutorials-Cadence-Schematic2.gif

Type pmos4 to choose a four terminal PMOS transistor in the Cell Name box and symbol in the View Name box. Note that you can use the Browse button in order to browse through the libraries and find the cell you want. You can edit the parameters of the pmos4 cell, such as width, length, etc. For this exercise, keep the default parameters. The Add Instance window is shown in the figure bellow.

Tutorials-Cadence-Schematic3.gif

Move the cursor into the editing window. Notice that there is an PMOS transistor there instead of the normal cursor. Position it where you want to put the transistor, and left click to place it. You can right click to rotate the transistor if you want it to face a different direction (this is especially useful with pins).

Press <Esc> to return to a normal cursor after you have finished placing all the transistors you want. For this inverter example, place it on the bottom half of the screen on the right side of the center-line. To rotate press "r".

Click Editing:Add → Instance

Follow the same steps as before, but choose a nmos4 transistor. Use the default values for length and width. Place the NMOS transistor somewhere bellow the PMOS transistor.

To make life easier?

Before trying to place a component, left click the Hide button on the Add Component window. This will move it into the background so it's out of your way.

Repeat the same procedure as above and add both gnd and vdd pin. Place the gnd symbol below the nmos4 transistor and place the vdd symbol above the pmos4 transistor. Reefer to the final figure at the end of this webpage to see the placement of all components. When adding the gnd and vdd symbol, the Add Instance window appears and it should look like the ones shown below.

Tutorials-Cadence-Add instanceGND.gif

Now, we'll add the pins for the inverter. Click Editing:Add → Pin

The Add Pin dialog box comes up. In the Pin Names box enter the pin name: in and ensure that Direction is set to input. The Add Pin window should look as follows:

Tutorials-Cadence-Add pinIN.gif

Place the in pin somewhere towards the left of the editing window, between the transistors. Click Editing:Add → Pin again. The Add Pin dialog box comes up. In the Pin Names box enter the pin name: out and ensure that Direction is set to output. The Add Pin window should look as follows:

Tutorials-Cadence-Add pinOUT.gif

Place the out pin somewhere towards the right side of the editing window, between the two transistors.

Now, we'll add all the wires to make this thing work. Click Editing: Add → Wire. The Add Wire form should appear. Just click its Hide button. You can refer to the figure below to see how everything is connected together.

Notice that as you get closer to one pin than another (including those on devices), a small diamond will show up inside of or around that pin. That is where you want to click to connect a wire. Also, when wiring schematic, leave the wire width at 0, Route method at full, and (usually) Draw Mode as route. This tells that software to auto-route the wires for you.

For the first wire, left click on the gate terminal of the pmos4 transistor , and left click again on the gate terminal of the NMOS transistor. You have just connected the gates.

Now, move the mouse until the little square is inside the diamond on the in pin. Left click in the diamond. Move the cursor over to the wire you connected the two gates together with. A diamond will form around the cursor, as long as it's on the wire. Left click. You have just connected the input to the gates of both transistors.

The body of the nmos4 and pmos4 transistors are the center pins. On the pmos4 transistor, connect this pin to vdd. On the nmos4 transistor, connect the body to gnd.

If you put a wire where you don't want it to go, you can delete the wire by left clicking Editing:Edit → Delete and then left click on the object you want to delete (wire, pin, component, etc.)

There should now only be one pin left on each transistor (the sources of both transistors). Connect these two pins together. Finally, connect this last wire to the out pin. A picture of what this should all look like is shown below:

Tutorials-Cadence-Schematic1.gif

Once you are done editing, left click the "check mark" icon on the left side of the screen. This will check your work for connection errors and will save your work in the library. You can accomplish the same thing by left clicking Schematic Editing:File → Check and Save



Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise.

Please use this information at your own risk--and any attempt to use this information is at your own risk--we recommend using it on a copy of your data to be sure you understand what it does and under what conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."

Cadence® is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134

For web related questions contact: Viktor Gruev, Michael Hall