Tutorials:Cadence:ExampleLayouts

Example Layouts

Inverter

Here are several different ways to layout an inverter:

Schematic

Layout 1

Area = 7.80um x 10.80um = 84.24um²

Layout 2

Area = 7.80um x 13.20um = 102.96um²

Layout 3

Area = 7.80um x 10.80um = 84.24um²

Layout 4

Area = 7.20um x 16.20um = 116.64um²

This inverter layout is designed to abut to form a ring oscillator. Notice the Metal 2 trace above the IN/OUT terminals. This provides the return path from the output of the last inverter to the input of the first inverter in the ring oscillator. Also, the bulk contacts are located above and below the PMOS and NMOS transistors so as to save horizontal space.

Ring Oscillator

Shown below is an 11-inverter ring oscillator:

Schematic

Layout

Area = 55.20um x 16.20um = 894.24um²

2-Input NAND Gate

Schematic

Layout

Area = 9.60um x 15.60um = 149.76um²

2-Input NOR Gate

Schematic

Layout

Area = 8.70um x 17.10um = 148.77um²

Complex Function 1

Z = (AB+C)D

Z = ((A' + B')C' + D')'

Schematic

Layout

Area = 14.40um x 18.60um = 267.84um²

Complex Function 2

Y = (A B'+C)G'+E F'

Y = (((A'+B)C'+G)(E'+F))'

Schematic

Layout

Area = 19.50um x 11.25um = 219.38um²

2x1 Multiplexer

Schematic

Layout

Area = 14.40um x 13.80um = 198.72um²

Prev : Next : Up

---

Information is provided "as is" without warranty or guarantee of any kind. No statement is made and no attempt has been made to examine the information, either with respect to operability, origin, authorship, or otherwise.

Please use this information at your own risk--and any attempt to use this information is at your own risk--we recommend using it on a copy of your data to be sure you understand what it does and under what conditions. Keep your master intact until you are personally satisfied with the use of this information within your environment."

Cadence® is a trademark of Cadence Design Systems, Inc., 555 River Oaks Parkway, San Jose, CA 95134

For web related questions contact: Viktor Gruev, Michael Hall